[lnkForumImage]
TotalShareware - Download Free Software
Confronta i prezzi di migliaia di prodotti.
Asp Forum
 Home | Login | Register | Search 


 

Forums >

comp.lang.python

Will Python on day replace MATLAB?????????????????????????????????????????????????????

Blubaugh, David A.

2/1/2008 1:37:00 AM

To All,


I have been evaluating the python environment ever more closer. I
believe I can interface python with a development environment known as
the ImpulseC environment. The ImpulseC environment develops C to VHDL
for FPGA development. I would especially love to interface Python
with ImpulseC and the graphing capabilities of GNU Plot and SciPy in
order to recreate a VHDL development environment that will be just as
capable as a $50,000 dollar Matlab to VHDL toolbox. This is also a part
of my Masters thesis. Is anyone willing to help in this endeavor?????


David Blubaugh







-----Original Message-----
From: python-list-bounces+dblubaugh=belcan.com@python.org
[mailto:python-list-bounces+dblubaugh=belcan.com@python.org] On Behalf
Of python-list-request@python.org
Sent: Thursday, January 31, 2008 1:06 PM
To: python-list@python.org
Subject: Python-list Digest, Vol 52, Issue 448

Send Python-list mailing list submissions to
python-list@python.org

To subscribe or unsubscribe via the World Wide Web, visit
http://mail.python.org/mailman/listinfo/p...
or, via email, send a message with subject or body 'help' to
python-list-request@python.org

You can reach the person managing the list at
python-list-owner@python.org

When replying, please edit your Subject line so it is more specific than
"Re: Contents of Python-list digest..."

This e-mail transmission contains information that is confidential and may be privileged. It is intended only for the addressee(s) named above. If you receive this e-mail in error, please do not read, copy or disseminate it in any manner. If you are not the intended recipient, any disclosure, copying, distribution or use of the contents of this information is prohibited. Please reply to the message immediately by informing the sender that the message was misdirected. After replying, please erase it from your computer system. Your assistance in correcting this error is appreciated.
20 Answers

chewie54

2/1/2008 2:34:00 AM

0

> I have been evaluating the python environment ever more closer. I
> believe I can interface python with a development environment known as
> the ImpulseC environment. The ImpulseC environment develops C to VHDL
> for FPGA development. I would especially love to interface Python
> with ImpulseC and the graphing capabilities of GNU Plot and SciPy in
> order to recreate a VHDL development environment that will be just as
> capable as a $50,000 dollar Matlab to VHDL toolbox. This is also a part
> of my Masters thesis. Is anyone willing to help in this endeavor?????
>
> David Blubaugh
>

Why not use MyHDL which is written in Python and translates to
Verilog.
I assume ImpulseC is a commercial product and costs a log. MyHDL is
free.
If you have any interests in combining MyHDL with SciPy and NumPy I
would
be interested in getting involved.

Dan Fabrizio

mauriceling

2/1/2008 4:07:00 AM

0

Hi David

I am not familiar with ImpulseC.

I think it may be unlikely for Python to replace MATLAB - maybe Python
has less specialized libraries than MATLAB but Python has the width of
applications. I will be hardpressed to think of a convincing argument
to teach MATLAB as a replacement of Python/Perl/C to computer science
undergraduates.

Your question is almost asking will Python replace R/S-Plus? Unlikely.

However, there is Octave (www.octave.org) which states "GNU Octave is
a high-level language, primarily intended for numerical computations.
It provides a convenient command line interface for solving linear and
nonlinear problems numerically, and for performing other numerical
experiments using a language that is mostly compatible with Matlab."
Hence, will it be more suitable for your Masters to study the
implementation of a Python-Octave library? Pretty much like what RPy
and RPython did for R and Python?

Cheers
Maurice

Neal Becker

2/1/2008 11:25:00 AM

0

I was not aware of MyHDL, sounds interesting.

But, last release was May 2006. I wonder if it still active?

Jan Decaluwe

2/1/2008 2:07:00 PM

0

Neal Becker wrote:
> I was not aware of MyHDL, sounds interesting.
>
> But, last release was May 2006. I wonder if it still active?

Certainly, but I'm so busy doing designs with it that
there 's no time for new releases :-)

Seriously, I'm working hard on conversion to VHDL which is
a major new feature. This is mostly done and available from
development releases (which I put on the website, not on
SourceForge). Still have to write a significant amount
of new documentation though.

Jan

--
Jan Decaluwe - Resources bvba - http://www.jande...
Kaboutermansstraat 97, B-3000 Leuven, Belgium
From Python to silicon:
http://myhdl.jande...

Blubaugh, David A.

2/1/2008 3:44:00 PM

0

Dan,


I would be honored to start a project such as that in mind. How do we
begin ??????


David Blubaugh




-----Original Message-----
From: chewie54 [mailto:dfabrizio51@gmail.com]
Sent: Thursday, January 31, 2008 9:34 PM
To: python-list@python.org
Subject: Re: Will Python on day
replaceMATLAB?????????????????????????????????????????????????????

> I have been evaluating the python environment ever more closer. I
> believe I can interface python with a development environment known as

> the ImpulseC environment. The ImpulseC environment develops C to VHDL
> for FPGA development. I would especially love to interface Python
> with ImpulseC and the graphing capabilities of GNU Plot and SciPy in
> order to recreate a VHDL development environment that will be just as
> capable as a $50,000 dollar Matlab to VHDL toolbox. This is also a
> part of my Masters thesis. Is anyone willing to help in this
endeavor?????
>
> David Blubaugh
>

Why not use MyHDL which is written in Python and translates to Verilog.
I assume ImpulseC is a commercial product and costs a log. MyHDL is
free.
If you have any interests in combining MyHDL with SciPy and NumPy I
would be interested in getting involved.

Dan Fabrizio


This e-mail transmission contains information that is confidential and may be privileged. It is intended only for the addressee(s) named above. If you receive this e-mail in error, please do not read, copy or disseminate it in any manner. If you are not the intended recipient, any disclosure, copying, distribution or use of the contents of this information is prohibited. Please reply to the message immediately by informing the sender that the message was misdirected. After replying, please erase it from your computer system. Your assistance in correcting this error is appreciated.

chewie54

2/1/2008 4:10:00 PM

0

> Dan,
>
> I would be honored to start a project such as that in mind. How do we
> begin ??????
>
> David Blubaugh
>
>
> Why not use MyHDL which is written in Python and translates to Verilog.
> I assume ImpulseC is a commercial product and costs a log. MyHDL is
> free.
> If you have any interests in combining MyHDL with SciPy and NumPy I
> would be interested in getting involved.
>
> Dan Fabrizio
>

David,

Let's start by discussing your masters thesis subject in more detail.
We can take a project from conception to hardware using MyHDL, NumPy
and SciPy. Maybe you could use this project as a proof for your
thesis showing this methodology warrants consideration compared other
ASIC/FPGA flows.

Let's discuss some of your ideas and decide how to proceed.


Dan

Steve Holden

2/1/2008 4:29:00 PM

0

chewie54 wrote:
>> Dan,
>>
>> I would be honored to start a project such as that in mind. How do we
>> begin ??????
>>
>> David Blubaugh
>>
>>
>> Why not use MyHDL which is written in Python and translates to Verilog.
>> I assume ImpulseC is a commercial product and costs a log. MyHDL is
>> free.
>> If you have any interests in combining MyHDL with SciPy and NumPy I
>> would be interested in getting involved.
>>
>> Dan Fabrizio
>>
>
> David,
>
> Let's start by discussing your masters thesis subject in more detail.
> We can take a project from conception to hardware using MyHDL, NumPy
> and SciPy. Maybe you could use this project as a proof for your
> thesis showing this methodology warrants consideration compared other
> ASIC/FPGA flows.
>
> Let's discuss some of your ideas and decide how to proceed.
>
And let's lose those exclamation marks in the subject line.

regards
Steve
--
Steve Holden +1 571 484 6266 +1 800 494 3119
Holden Web LLC http://www.hold...

Grant Edwards

2/1/2008 5:37:00 PM

0

On 2008-02-01, Blubaugh, David A. <dblubaugh@belcan.com> wrote:

> I would be honored to start a project such as that in mind.
> How do we begin ??????

You need to get the punctuation keys on your keyboard fixed.
They're sticking, and it's making your posts look like they
come from a hyperactive 4th grader.

> Subject: Re: Will Python on day
> replaceMATLAB?????????????????????????????????????????????????????

>> part of my Masters thesis. Is anyone willing to help in this
>> endeavor?????

--
Grant Edwards grante Yow! HUMAN REPLICAS are
at inserted into VATS of
visi.com NUTRITIONAL YEAST ...

Ken Dere

2/2/2008 5:52:00 PM

0

Blubaugh, David A. wrote:

> To All,
>
>
> I have been evaluating the python environment ever more closer. I
> believe I can interface python with a development environment known as
> the ImpulseC environment. The ImpulseC environment develops C to VHDL
> for FPGA development. I would especially love to interface Python
> with ImpulseC and the graphing capabilities of GNU Plot and SciPy in
> order to recreate a VHDL development environment that will be just as
> capable as a $50,000 dollar Matlab to VHDL toolbox. This is also a part
> of my Masters thesis. Is anyone willing to help in this endeavor?????
>
>
> David Blubaugh
>
>
>
>
>
>
>
> -----Original Message-----
> From: python-list-bounces+dblubaugh=belcan.com@python.org
> [mailto:python-list-bounces+dblubaugh=belcan.com@python.org] On Behalf
> Of python-list-request@python.org
> Sent: Thursday, January 31, 2008 1:06 PM
> To: python-list@python.org
> Subject: Python-list Digest, Vol 52, Issue 448
>
> Send Python-list mailing list submissions to
> python-list@python.org
>
> To subscribe or unsubscribe via the World Wide Web, visit
> http://mail.python.org/mailman/listinfo/p...
> or, via email, send a message with subject or body 'help' to
> python-list-request@python.org
>
> You can reach the person managing the list at
> python-list-owner@python.org
>
> When replying, please edit your Subject line so it is more specific than
> "Re: Contents of Python-list digest..."
>
> This e-mail transmission contains information that is confidential and may
> be privileged. It is intended only for the addressee(s) named above. If
> you receive this e-mail in error, please do not read, copy or disseminate
> it in any manner. If you are not the intended recipient, any disclosure,
> copying, distribution or use of the contents of this information is
> prohibited. Please reply to the message immediately by informing the
> sender that the message was misdirected. After replying, please erase it
> from your computer system. Your assistance in correcting this error is
> appreciated.

Never used Matlab but I did use IDL (also commercial) a lot. However, I
recently switched almost entirely to python with the help of numpy, scipy,
matplotlib, and ipython for the interactive shell.

As far as I am concerned, that day has come and gone.

Ken D.

Blubaugh, David A.

2/7/2008 6:48:00 PM

0

sir,


Is there still a possibility to collaborate???


David Blubaugh


-----Original Message-----
From: Blubaugh, David A.
Sent: Friday, February 01, 2008 10:44 AM
To: 'chewie54'
Cc: 'python-list@python.org'
Subject: MyHDL project !!!!!

Dan,


I would be honored to start a project such as that in mind. How do we
begin ??????


David Blubaugh




-----Original Message-----
From: chewie54 [mailto:dfabrizio51@gmail.com]
Sent: Thursday, January 31, 2008 9:34 PM
To: python-list@python.org
Subject: Re: Will Python on day
replaceMATLAB?????????????????????????????????????????????????????

> I have been evaluating the python environment ever more closer. I
> believe I can interface python with a development environment known as

> the ImpulseC environment. The ImpulseC environment develops C to VHDL
> for FPGA development. I would especially love to interface Python
> with ImpulseC and the graphing capabilities of GNU Plot and SciPy in
> order to recreate a VHDL development environment that will be just as
> capable as a $50,000 dollar Matlab to VHDL toolbox. This is also a
> part of my Masters thesis. Is anyone willing to help in this
endeavor?????
>
> David Blubaugh
>

Why not use MyHDL which is written in Python and translates to Verilog.
I assume ImpulseC is a commercial product and costs a log. MyHDL is
free.
If you have any interests in combining MyHDL with SciPy and NumPy I
would be interested in getting involved.

Dan Fabrizio


This e-mail transmission contains information that is confidential and may be privileged. It is intended only for the addressee(s) named above. If you receive this e-mail in error, please do not read, copy or disseminate it in any manner. If you are not the intended recipient, any disclosure, copying, distribution or use of the contents of this information is prohibited. Please reply to the message immediately by informing the sender that the message was misdirected. After replying, please erase it from your computer system. Your assistance in correcting this error is appreciated.